High speed VLSI architecture design for block turbo decoder

Zhipei Chi, Keshab K. Parhi. High speed VLSI architecture design for block turbo decoder. In ISCAS (4). pages 901-904, 2002. [doi]

Authors

Zhipei Chi

This author has not been identified. Look up 'Zhipei Chi' in Google

Keshab K. Parhi

This author has not been identified. Look up 'Keshab K. Parhi' in Google