High speed VLSI architecture design for block turbo decoder

Zhipei Chi, Keshab K. Parhi. High speed VLSI architecture design for block turbo decoder. In ISCAS (4). pages 901-904, 2002. [doi]

Abstract

Abstract is missing.