Addressing design for testability at the architectural level

Vivek Chickermane, Jaushin Lee, Janak H. Patel. Addressing design for testability at the architectural level. IEEE Trans. on CAD of Integrated Circuits and Systems, 13(7):920-934, 1994. [doi]

Abstract

Abstract is missing.