High performance and low power design techniques for ASIC and custom in nanometer technologies

David G. Chinnery. High performance and low power design techniques for ASIC and custom in nanometer technologies. In Cheng-Kok Koh, Cliff C. N. Sze, editors, International Symposium on Physical Design, ISPD'13, Stateline, NV, USA, March 24-27, 2013. pages 25-32, ACM, 2013. [doi]

Abstract

Abstract is missing.