A scan cell architecture for inter-clock at-speed delay testing

Kyoung Youn Cho, Rajagopalan Srinivasan. A scan cell architecture for inter-clock at-speed delay testing. In 29th IEEE VLSI Test Symposium, VTS 2011, May 1-5, 2011, Dana Point, California, USA. pages 213-218, IEEE Computer Society, 2011. [doi]

Authors

Kyoung Youn Cho

This author has not been identified. Look up 'Kyoung Youn Cho' in Google

Rajagopalan Srinivasan

This author has not been identified. Look up 'Rajagopalan Srinivasan' in Google