The following publications are possibly variants of this publication:
- A 15-Gb/s Single-Ended NRZ Receiver Using Self-Referenced Technique With 1-Tap Latched DFE for DRAM InterfacesSeongcheol Kim, Jincheol Sim, Hyunsu Park, Yoonjae Choi, Jonghyuck Choi, Chulwoo Kim. tcasII, 70(1):101-105, 2023. [doi]
- A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level ReferenceJinhyung Lee, KwangHo Lee, Hyojun Kim, Byungmin Kim, Kwanseo Park, Deog Kyoon Jeong. jssc, 55(8):2186-2195, 2020. [doi]
- A Single-Loop SS-LMS Algorithm With Single-Ended Integrating DFE Receiver for Multi-Drop DRAM InterfaceHyung-Joon Chi, Jae-Seung Lee, Seong-Hwan Jeon, Seung-Jun Bae, Young-Soo Sohn, Jae-Yoon Sim, Hong June Park. jssc, 46(9):2053-2063, 2011. [doi]
- DQ and DQS Receiver for HBM3 Memory Interface with DFE Offset CalibrationSujin Park, Young-Deuk Jeon, Yi-Gyeong Kim, Min Hyung Cho, Jinho Han, Jaehoon Chung, Jaewoong Choi, Youngsu Kwon. isocc 2023: 215-216 [doi]
- A Differentiating Receiver With a Transition-Detecting DFE for Dual-Rank Mobile Memory InterfaceSungphil Choi, Yong-Un Jeong, Joo-Hyung Chae, Shin-Hyun Jeong, Suhwan Kim. access, 9:120285-120296, 2021. [doi]