The following publications are possibly variants of this publication:
- 2, 1.28-pJ/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking LoopMin-Seong Choo, Han-Gon Ko, Sung-Yong Cho, KwangHo Lee, Deog Kyoon Jeong. asscc 2018: 73-76 [doi]
- A 6.5-12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOSChangzhi Yu, Euije Sa, Soowan Jin, Himchan Park, Jongshin Shin, Jinwook Burm. jssc, 55(10):2831-2841, 2020. [doi]
- 2, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS TechnologyWoo-Rham Bae, Gyu-Seob Jeong, Kwanseo Park, Sung-Yong Cho, Yoonsoo Kim, Deog Kyoon Jeong. tcas, 63-I(9):1393-1403, 2016. [doi]