Efficient Algorithms for Identifying the Minimum Leakage States in CMOS Combinational Logic - researchr publication

researchr

You are not signed in
Sign in
Sign up

Kaviraj Chopra, Sarma B. K. Vrudhula, Sarvesh Bhardwaj. Efficient Algorithms for Identifying the Minimum Leakage States in CMOS Combinational Logic. In 17th International Conference on VLSI Design (VLSI Design 2004), with the 3rd International Conference on Embedded Systems Design, 5-9 January 2004, Mumbai, India. pages 240, IEEE Computer Society, 2004. [doi]

Abstract is missing.

runs on WebDSL