Scheduling tests for VLSI systems under power constraints

Richard M. Chou, Kewal K. Saluja, Vishwani D. Agrawal. Scheduling tests for VLSI systems under power constraints. IEEE Trans. VLSI Syst., 5(2):175-185, 1997. [doi]

Abstract

Abstract is missing.