The following publications are possibly variants of this publication:
- A 26.5 Gb/s optical receiver with all-digital clock and data recovery in 65nm CMOS processSang-Hyeok Chu, Woo-Rham Bae, Gyu-Seob Jeong, Jiho Joo, Gyungock Kim, Deog Kyoon Jeong. asscc 2014: 101-104 [doi]
- A 20 Gb/s Clock and Data Recovery With a Ping-Pong Delay Line for Unlimited Phase Shifting in 65 nm CMOS ProcessYoung-Ho Kwak, Yongtae Kim, Sewook Hwang, Chulwoo Kim. tcas, 60-I(2):303-313, 2013. [doi]
- A 0.87 V 12.5 Gb/s Clock-Path Feedback Equalization Receiver with Unfixed Tap Weighting Property in 65 nm CMOSDaewoong Lee, Dongil Lee, Yong Hun Kim, Lee-Sup Kim. vlsic 2019: 196 [doi]