The following publications are possibly variants of this publication:
- A 9.6-Gb/s 1.22-mW/Gb/s Data-Jitter Mixing Forwarded-Clock Receiver in 65-nm CMOSSang-Hye Chung, Lee-Sup Kim. tvlsi, 23(10):2023-2033, 2015. [doi]
- 2, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS TechnologyWoo-Rham Bae, Gyu-Seob Jeong, Kwanseo Park, Sung-Yong Cho, Yoonsoo Kim, Deog Kyoon Jeong. tcas, 63-I(9):1393-1403, 2016. [doi]
- A 10 Gb/s hybrid PLL-based forwarded clock receiver in 65-nm CMOSKwanseo Park, Woo-Rham Bae, Haram Ju, Jinhyung Lee, Gyu-Seob Jeong, Yoonsoo Kim, Deog Kyoon Jeong. iscas 2015: 2389-2392 [doi]
- A 12 Gb/s 1.59 mW/Gb/s Input-Data-Jitter-Tolerant Injection-Type CDR With Super-Harmonic Injection-Locking in 65-nm CMOSChongsoo Jung, Dongil Lee, Yong Hun Kim, Daewoong Lee, Lee-Sup Kim. tcas, 66-II(12):1972-1976, 2019. [doi]