A 12-bit 160-MS/s ping-pong subranged-SAR ADC in 65nm CMOS

Yung-Hui Chung, Ya-Mien Hsu, Chia-Wei Yen, Wei-Shu Rih. A 12-bit 160-MS/s ping-pong subranged-SAR ADC in 65nm CMOS. In International SoC Design Conference, ISOCC 2017, Seoul, Korea (South), November 5-8, 2017. pages 5-6, IEEE, 2017. [doi]

Authors

Yung-Hui Chung

This author has not been identified. Look up 'Yung-Hui Chung' in Google

Ya-Mien Hsu

This author has not been identified. Look up 'Ya-Mien Hsu' in Google

Chia-Wei Yen

This author has not been identified. Look up 'Chia-Wei Yen' in Google

Wei-Shu Rih

This author has not been identified. Look up 'Wei-Shu Rih' in Google