Functional Built-In Delay Binning and Calibration Mechanism for On-Chip at-Speed Self Test - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Chen-I Chung, Jyun-Sian Jhou, Ching-Hwa Cheng, Sih-Yan Li. Functional Built-In Delay Binning and Calibration Mechanism for On-Chip at-Speed Self Test. In Proceedings of the Eighteentgh Asian Test Symposium, ATS 2009, 23-26 November 2009, Taichung, Taiwan. pages 163-168, IEEE Computer Society, 2009. [doi]

This author has not been identified. Look up 'Chen-I Chung' in GoogleThis author has not been identified. Look up 'Jyun-Sian Jhou' in GoogleThis author has not been identified. Look up 'Ching-Hwa Cheng' in GoogleThis author has not been identified. Look up 'Sih-Yan Li' in Google

runs on WebDSL