The following publications are possibly variants of this publication:
- Efficient code compression for coarse grained reconfigurable architecturesMoo-Kyoung Chung, Yeon Gon Cho, Soojung Ryu. iccd 2012: 488-489 [doi]
- A space- and energy-efficient code Compression/Decompression technique for coarse-grained reconfigurable architecturesBernhard Egger, Hochan Lee, Duseok Kang, Mansureh S. Moghaddam, Youngchul Cho, Yeonbok Lee, Sukjin Kim, Soonhoi Ha, Kiyoung Choi. CGO 2017: 197-209 [doi]
- Accelerating loops for coarse grained reconfigurable architectures using instruction extensionsJungsik Choi, Seonggun Kim, Hwansoo Han. racs 2011: 314-318 [doi]
- An instruction-scheduling-aware data partitioning technique for coarse-grained reconfigurable architecturesChoonki Jang, Jungwon Kim, Jaejin Lee, Hee-Seok Kim, Dong-Hoon Yoo, Sukjin Kim, Hongseok Kim, Soojung Ryu. lctrts 2011: 151-160 [doi]
- Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable ArchitectureYoonjin Kim, Rabi N. Mahapatra. tvlsi, 18(1):15-28, 2010. [doi]