Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model

Maciej J. Ciesielski, Tiankai Su, Atif Yasin, Cunxi Yu. Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model. IEEE Trans. on CAD of Integrated Circuits and Systems, 39(6):1346-1357, 2020. [doi]

Authors

Maciej J. Ciesielski

This author has not been identified. Look up 'Maciej J. Ciesielski' in Google

Tiankai Su

This author has not been identified. Look up 'Tiankai Su' in Google

Atif Yasin

This author has not been identified. Look up 'Atif Yasin' in Google

Cunxi Yu

This author has not been identified. Look up 'Cunxi Yu' in Google