Mitigating power- and timing-based side-channel attacks using dual-spacer dual-rail delay-insensitive asynchronous logic - researchr publication

researchr

You are not signed in
Sign in
Sign up

Washington Cilio, Michael Linder, Chris Porter, Jia Di, Dale R. Thompson, Scott C. Smith. Mitigating power- and timing-based side-channel attacks using dual-spacer dual-rail delay-insensitive asynchronous logic. Microelectronics Journal, 44(3):258-269, 2013. [doi]

Abstract is missing.

runs on WebDSL