A VHDL Standard Package for Logic Modeling

David R. Coelho. A VHDL Standard Package for Logic Modeling. IEEE Design & Test of Computers, 7(3):25-32, 1990. [doi]

Abstract

Abstract is missing.