Traversal Caches: A Framework for FPGA Acceleration of Pointer Data Structures

James Coole, Greg Stitt. Traversal Caches: A Framework for FPGA Acceleration of Pointer Data Structures. Int. J. Reconfig. Comp., 2010, 2010. [doi]

Authors

James Coole

This author has not been identified. Look up 'James Coole' in Google

Greg Stitt

This author has not been identified. Look up 'Greg Stitt' in Google