Timing qualification of a 0.25-/spl mu/m CMOS ASIC library using BSIM3 FET models - researchr publication

researchr

You are not signed in
Sign in
Sign up

Daniel Coops, Josef Watts, Charles Windisch Jr. Timing qualification of a 0.25-/spl mu/m CMOS ASIC library using BSIM3 FET models. In Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, CICC 1998, Santa Clara, CA, USA, May 11-14, 1998. pages 317-320, IEEE, 1998. [doi]

Abstract is missing.

runs on WebDSL