A Design-flow for implementing, validating and evaluating Machine-learning Classifiers on FPGAs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jan Cordes, Maher Fakih. A Design-flow for implementing, validating and evaluating Machine-learning Classifiers on FPGAs. In Farshad Firouzi, Krishnendu Chakrabarty, Bahar Farahani, Fangming Ye, Vasilis F. Pavlidis, editors, Proceedings of the International Conference on Omni-Layer Intelligent Systems, COINS 2019, Crete, Greece, May 5-7, 2019. pages 86-91, ACM, 2019. [doi]

This author has not been identified. Look up 'Jan Cordes' in GoogleThis author has not been identified. Look up 'Maher Fakih' in Google

runs on WebDSL