Area-Optimal Transistor Folding for 1-D Gridded Cell Design

Jordi Cortadella. Area-Optimal Transistor Folding for 1-D Gridded Cell Design. IEEE Trans. on CAD of Integrated Circuits and Systems, 32(11):1708-1721, 2013. [doi]

Abstract

Abstract is missing.