Designing a branch target buffer for executing branches with zero time cost in a RISC processor

Jordi Cortadella, Teodor Jové. Designing a branch target buffer for executing branches with zero time cost in a RISC processor. Journal of Systems Architecture, 24(1-5):573-580, 1988. [doi]

Abstract

Abstract is missing.