Layout Printability Optimization Using a Silicon Simulation Methodology

Michel Côté, Philippe Hurat. Layout Printability Optimization Using a Silicon Simulation Methodology. In 5th International Symposium on Quality of Electronic Design (ISQED 2004), 22-24 March 2004, San Jose, CA, USA. pages 159-164, IEEE Computer Society, 2004. [doi]

Authors

Michel Côté

This author has not been identified. Look up 'Michel Côté' in Google

Philippe Hurat

This author has not been identified. Look up 'Philippe Hurat' in Google