Gate sizing for constrained delay/power/area optimization

Olivier Coudert. Gate sizing for constrained delay/power/area optimization. IEEE Trans. VLSI Syst., 5(4):465-472, 1997. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.