A Novel Method to Improve the Test Efficiency of VLSI Tests

Hailong Cui, Sharad C. Seth, Shashank K. Mehta. A Novel Method to Improve the Test Efficiency of VLSI Tests. In Proceedings of the ASPDAC 2002 / VLSI Design 2002, CD-ROM, 7-11 January 2002, Bangalore, India. pages 499-504, IEEE Computer Society, 2002. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.