Jinhua Cui, Youtao Zhang, Weiguo Wu, Jun Yang, Yinfeng Wang, Jianhang Huang. DLV: Exploiting Device Level Latency Variations for Performance Improvement on Flash Memory Storage Systems. IEEE Trans. on CAD of Integrated Circuits and Systems, 37(8):1546-1559, 2018. [doi]
Abstract is missing.