Verification and Synthesis of Clock-Gated Circuits

Yu-Yun Dai, Robert K. Brayton. Verification and Synthesis of Clock-Gated Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 38(2):366-379, 2019. [doi]

Abstract

Abstract is missing.