Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Chandra Babu Dara, Themistoklis Haniotakis, Spyros Tragoudas. Delay Analysis for Current Mode Threshold Logic Gate Designs. IEEE Trans. VLSI Syst., 25(3):1063-1071, 2017. [doi]