Noise-power-area optimised design procedure for OTAs with complementary input transistors for neural amplifiers - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Devarshi Mrinal Das, Kashyap Barot, Abhishek Srivastava, Maryam Shojaei Baghini. Noise-power-area optimised design procedure for OTAs with complementary input transistors for neural amplifiers. IET Circuits, Devices & Systems, 14(5):702-706, 2020. [doi]

This author has not been identified. Look up 'Devarshi Mrinal Das' in GoogleThis author has not been identified. Look up 'Kashyap Barot' in GoogleThis author has not been identified. Look up 'Abhishek Srivastava' in GoogleThis author has not been identified. Look up 'Maryam Shojaei Baghini' in Google

runs on WebDSL