Noise-power-area optimised design procedure for OTAs with complementary input transistors for neural amplifiers

Devarshi Mrinal Das, Kashyap Barot, Abhishek Srivastava, Maryam Shojaei Baghini. Noise-power-area optimised design procedure for OTAs with complementary input transistors for neural amplifiers. IET Circuits, Devices & Systems, 14(5):702-706, 2020. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.