Deepanjan Datta, Samiran Ganguly. Design of Multi-bit SET Adder and Its Fault Simulation. In 19th International Conference on VLSI Design (VLSI Design 2006), 3-7 January 2006, Hyderabad, India. pages 549-552, IEEE Computer Society, 2006. [doi]
Abstract is missing.