Transparent Logic Modeling in VHDL

Joanne DeGroat. Transparent Logic Modeling in VHDL. IEEE Design & Test of Computers, 7(3):42-48, 1990. [doi]

Abstract

Abstract is missing.