A 4.9pJ/b 16-to-64Gb/s PAM-4 VSR transceiver in 28nm FDSOI CMOS

Emanuele Depaoli, Enrico Monaco, Giovanni Steffan, Marco Mazzini, Hongyang Zhang, Walter Audoglio, Oscar Belotti, Augusto Andrea Rossi, Guido Albasini, Massimo Pozzoni, Simone Erba, Andrea Mazzanti. A 4.9pJ/b 16-to-64Gb/s PAM-4 VSR transceiver in 28nm FDSOI CMOS. In 2018 IEEE International Solid-State Circuits Conference, ISSCC 2018, San Francisco, CA, USA, February 11-15, 2018. pages 112-114, IEEE, 2018. [doi]

Authors

Emanuele Depaoli

This author has not been identified. Look up 'Emanuele Depaoli' in Google

Enrico Monaco

This author has not been identified. Look up 'Enrico Monaco' in Google

Giovanni Steffan

This author has not been identified. Look up 'Giovanni Steffan' in Google

Marco Mazzini

This author has not been identified. Look up 'Marco Mazzini' in Google

Hongyang Zhang

This author has not been identified. Look up 'Hongyang Zhang' in Google

Walter Audoglio

This author has not been identified. Look up 'Walter Audoglio' in Google

Oscar Belotti

This author has not been identified. Look up 'Oscar Belotti' in Google

Augusto Andrea Rossi

This author has not been identified. Look up 'Augusto Andrea Rossi' in Google

Guido Albasini

This author has not been identified. Look up 'Guido Albasini' in Google

Massimo Pozzoni

This author has not been identified. Look up 'Massimo Pozzoni' in Google

Simone Erba

This author has not been identified. Look up 'Simone Erba' in Google

Andrea Mazzanti

This author has not been identified. Look up 'Andrea Mazzanti' in Google