An algorithmic approach to optimizing fault coverage for BIST logic synthesis

Srinivas Devadas, Kurt Keutzer. An algorithmic approach to optimizing fault coverage for BIST logic synthesis. In Proceedings IEEE International Test Conference 1998, Washington, DC, USA, October 18-22, 1998. pages 164, IEEE Computer Society, 1998. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.