Formal worst-case timing analysis of Ethernet topologies with strict-priority and AVB switching - researchr publication bibliographies

researchr

You are not signed in
Sign in
Sign up

Jonas Diemer, Daniel Thiele, Rolf Ernst. Formal worst-case timing analysis of Ethernet topologies with strict-priority and AVB switching. In 7th IEEE International Symposium on Industrial Embedded Systems, SIES 2012, Karlsruhe, Germany, June 20-22, 2012. pages 1-10, IEEE, 2012. [doi]

runs on WebDSL