Trading cache hit rate for memory performance

Wei Ding, Mahmut T. Kandemir, Diana Guttman, Adwait Jog, Chita R. Das, Praveen Yedlapalli. Trading cache hit rate for memory performance. In José Nelson Amaral, Josep Torrellas, editors, International Conference on Parallel Architectures and Compilation, PACT '14, Edmonton, AB, Canada, August 24-27, 2014. pages 357-368, ACM, 2014. [doi]

Authors

Wei Ding

This author has not been identified. It may be one of the following persons: Look up 'Wei Ding' in Google

Mahmut T. Kandemir

This author has not been identified. Look up 'Mahmut T. Kandemir' in Google

Diana Guttman

This author has not been identified. Look up 'Diana Guttman' in Google

Adwait Jog

This author has not been identified. Look up 'Adwait Jog' in Google

Chita R. Das

This author has not been identified. Look up 'Chita R. Das' in Google

Praveen Yedlapalli

This author has not been identified. Look up 'Praveen Yedlapalli' in Google