A 32 Gb/s Data-Interpolator Receiver With Two-Tap DFE Fabricated With 28-nm CMOS Process - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yoshiyasu Doi, Takayuki Shibasaki, Takumi Danjo, Win Chaivipas, Takushi Hashida, Hiroki Miyaoka, Masanori Hoshino, Yoichi Koyanagi, T. Yamamoto, Sanroku Tsukamoto, H. Tamura. A 32 Gb/s Data-Interpolator Receiver With Two-Tap DFE Fabricated With 28-nm CMOS Process. J. Solid-State Circuits, 48(12):3258-3267, 2013. [doi]

This author has not been identified. Look up 'Yoshiyasu Doi' in GoogleThis author has not been identified. Look up 'Takayuki Shibasaki' in GoogleThis author has not been identified. Look up 'Takumi Danjo' in GoogleThis author has not been identified. Look up 'Win Chaivipas' in GoogleThis author has not been identified. Look up 'Takushi Hashida' in GoogleThis author has not been identified. Look up 'Hiroki Miyaoka' in GoogleThis author has not been identified. Look up 'Masanori Hoshino' in GoogleThis author has not been identified. Look up 'Yoichi Koyanagi' in GoogleThis author has not been identified. Look up 'T. Yamamoto' in GoogleThis author has not been identified. Look up 'Sanroku Tsukamoto' in GoogleThis author has not been identified. Look up 'H. Tamura' in Google

runs on WebDSL