A 40-nm CMOS, 1.1-V, 101-dB Dynamic-Range, 1.7-mW Continuous-Time ΣΔ ADC for a Digital Closed-Loop Class-D Amplifier - researchr publication

researchr

You are not signed in
Sign in
Sign up

Achille Donida, Remy Cellier, Angelo Nagari, Piero Malcovati, Andrea Baschirotto. A 40-nm CMOS, 1.1-V, 101-dB Dynamic-Range, 1.7-mW Continuous-Time ΣΔ ADC for a Digital Closed-Loop Class-D Amplifier. IEEE Trans. on Circuits and Systems, 62-I(3):645-653, 2015. [doi]

Abstract is missing.

runs on WebDSL