Monolithic 3D Integration of FeFET, Hybrid CMOS Logic and Analog RRAM Array for Energy-Efficient Reconfigurable Computing-In-Memory Architecture

Yiwei Du, Jianshi Tang, Yijun Li, Yue Xi, Bin Gao 0006, He Qian, Huaqiang Wu. Monolithic 3D Integration of FeFET, Hybrid CMOS Logic and Analog RRAM Array for Energy-Efficient Reconfigurable Computing-In-Memory Architecture. In 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan, June 11-16, 2023. pages 1-2, IEEE, 2023. [doi]

Authors

Yiwei Du

This author has not been identified. Look up 'Yiwei Du' in Google

Jianshi Tang

This author has not been identified. Look up 'Jianshi Tang' in Google

Yijun Li

This author has not been identified. Look up 'Yijun Li' in Google

Yue Xi

This author has not been identified. Look up 'Yue Xi' in Google

Bin Gao 0006

This author has not been identified. Look up 'Bin Gao 0006' in Google

He Qian

This author has not been identified. Look up 'He Qian' in Google

Huaqiang Wu

This author has not been identified. Look up 'Huaqiang Wu' in Google