A BDD-based verification method for large synthesized circuits

C. A. J. van Eijk. A BDD-based verification method for large synthesized circuits. Integration, 23(2):131-149, 1997. [doi]

Authors

C. A. J. van Eijk

This author has not been identified. Look up 'C. A. J. van Eijk' in Google