A BDD-based verification method for large synthesized circuits

C. A. J. van Eijk. A BDD-based verification method for large synthesized circuits. Integration, 23(2):131-149, 1997. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.