Combinational and sequential logic optimization by redundancy addition and removal

Luis Entrena-Arrontes, Kwang-Ting Cheng. Combinational and sequential logic optimization by redundancy addition and removal. IEEE Trans. on CAD of Integrated Circuits and Systems, 14(7):909-916, 1995. [doi]

Abstract

Abstract is missing.