Toward architecture-based test-vector generation for timing verification of fast parallel multipliers

Henrik Eriksson, Per Larsson-Edefors, Daniel Eckerbert. Toward architecture-based test-vector generation for timing verification of fast parallel multipliers. IEEE Trans. VLSI Syst., 14(4):370-379, 2006. [doi]

Abstract

Abstract is missing.