Bernhard Eschermann, Hans-Joachim Wunderlich. Optimized synthesis techniques for testable sequential circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 11(3):301-312, 1992. [doi]
No references recorded for this publication.
No citations of this publication recorded.