FastLanes: An FPGA accelerated GPU microarchitecture simulator

Kuan Fang, Yufei Ni, Jiayuan He, Zonghui Li, Shuai Mu, Yangdong Deng. FastLanes: An FPGA accelerated GPU microarchitecture simulator. In 2013 IEEE 31st International Conference on Computer Design, ICCD 2013, Asheville, NC, USA, October 6-9, 2013. pages 241-248, IEEE, 2013. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.