Error Detection Enhancement in PowerPC Architecture-based Embedded Processors

Mahdi Fazeli, Reza Farivar, Seyed Ghassem Miremadi. Error Detection Enhancement in PowerPC Architecture-based Embedded Processors. J. Electronic Testing, 24(1-3):21-33, 2008. [doi]

Authors

Mahdi Fazeli

This author has not been identified. Look up 'Mahdi Fazeli' in Google

Reza Farivar

This author has not been identified. Look up 'Reza Farivar' in Google

Seyed Ghassem Miremadi

This author has not been identified. Look up 'Seyed Ghassem Miremadi' in Google