Efficiency of Low Power Circuit Techniques in a 65 nm SOI-Process

Joachim Fenkes, Tobias Gemmeke, Jens Leenstra. Efficiency of Low Power Circuit Techniques in a 65 nm SOI-Process. J. Low Power Electronics, 3(1):54-59, 2007. [doi]

Abstract

Abstract is missing.