Processor array design with FPGA area constraint

Joseph A. Fernando, Jack S. N. Jean. Processor array design with FPGA area constraint. IEEE Trans. on CAD of Integrated Circuits and Systems, 18(3):253-264, 1999. [doi]

Authors

Joseph A. Fernando

This author has not been identified. Look up 'Joseph A. Fernando' in Google

Jack S. N. Jean

This author has not been identified. Look up 'Jack S. N. Jean' in Google