Processor array design with FPGA area constraint

Joseph A. Fernando, Jack S. N. Jean. Processor array design with FPGA area constraint. IEEE Trans. on CAD of Integrated Circuits and Systems, 18(3):253-264, 1999. [doi]

Abstract

Abstract is missing.