A charge recovery logic system bus

Leo Filippini, Baris Taskin. A charge recovery logic system bus. In ACM/IEEE 2017 International Workshop on System Level Interconnect Prediction, SLIP 2017, Austin, TX, USA, June 17, 2017. pages 1-4, IEEE, 2017. [doi]

Authors

Leo Filippini

This author has not been identified. Look up 'Leo Filippini' in Google

Baris Taskin

This author has not been identified. Look up 'Baris Taskin' in Google